

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/700,214	11/03/2003	Fumio Mieda	KORG.002AUS	3096
	7590 10/17/2007	EXAMINER		
MURAMATSU & ASSOCIATES 114 Pacifica, Suite 310			CHOE, HENRY	
Irvine, CA 92618			ART UNIT	PAPER NUMBER
			2817	
			MAIL DATE	DELIVERY MODE
			10/17/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		AU			
,	Application No.	Applicant(s)			
	10/700,214	MIEDA, FUMIO			
Office Action Summary	Examiner	Art Unit			
	Henry K. Choe	2817			
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUNIC R 1.136(a). In no event, however, may a control of the co	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status		•			
1)⊠ Responsive to communication(s) filed on 0	3 November 2003.				
	<u> </u>				
3) Since this application is in condition for allo	wance except for formal mat	ters, prosecution as to the merits is			
closed in accordance with the practice und	er <i>Ex parte Quayle</i> , 1935 C.D). 11, 453 O.G. 213.			
Disposition of Claims					
4) Claim(s) 1-13 is/are pending in the applicat	tion.				
4a) Of the above claim(s) is/are with					
5) Claim(s) is/are allowed.		·			
6) Claim(s) <u>1-3,6-8,12 and 13</u> is/are rejected.					
7)⊠ Claim(s) <u>4, 5 and 9-11</u> is/are objected to.					
8) Claim(s) are subject to restriction ar	nd/or election requirement.	•			
Application Papers					
9)☐ The specification is objected to by the Exan	niner.				
10)⊠ The drawing(s) filed on <u>03 November 2003</u>] objected to by the Examiner.			
Applicant may not request that any objection to					
Replacement drawing sheet(s) including the cor	rection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).			
11)☐ The oath or declaration is objected to by the	Examiner. Note the attached	d Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of:	eign priority under 35 U.S.C. §	} 119(a)-(d) or (f).			
1. Certified copies of the priority docum	ents have been received.				
Certified copies of the priority docum	ents have been received in A	opplication No			
Copies of the certified copies of the p	•	received in this National Stage			
application from the International But	, , , , , , , , , , , , , , , , , , , ,	•			
* See the attached detailed Office action for a	list of the certified copies not	received.			
,					
Attachment(s)					
)⊠ Notice of References Cited (PTO-892) ☑ Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) s)/Mail Date			
3) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of Ir	nformal Patent Application			
Paper No(s)/Mail Date	6) [] Other:	<u>_</u> ·			

Art Unit: 2817

DETAILED ACTION

Page 2

Claim Objections

Claim 6 is objected to because of the following informalities: in line 3 of claim 6, should "register" be –resistor--? . Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3, 6-8, 12 and 13 are rejected under 35 U.S.C. 102(b) as being anticipated by Murfin.

Regarding claim 1, Murfin discloses a vacuum tube amplifier circuit comprising a vacuum tube (11) having a cathode terminal (15) and a plate terminal (13) and a grid terminal (17) and the cathode terminal (15) being heated by a heater [(the element connected to the voltage source Eh); see lines 19-21 of column 2] for releasing electrons from the cathode terminal (15), a low source voltage (Ebb) which is supplied to the plate terminal (13) of the vacuum tube (11) and the heater (the element connected to the voltage source Eh), a first grid resistor (29) which is series connected to the grid terminal (17) of the vacuum tube (11), and a positive voltage (Ebb) which supplied to the grid terminal (17) through the grid resistor (29).

Application/Control Number: 10/700,214

Art Unit: 2817

Regarding claims 2 and 12, Murfin further comprising a plate resistor (19) which is connected to the plate terminal (13) of the vacuum tube (11) and the low source voltage (Ebb) is supplied to the plate terminal (13) through the plate resistor (19) and to the heater (the element connected to the voltage source Eh).

Regarding claim 3, the positive voltage (Ebb) supplied to the grid terminal (17) of the vacuum tube (11) is produced by dividing the low source voltage (Ebb) by a voltage divider (the resistors 19 and 29 form a voltage divider).

Regarding claims 6 and 13, wherein the distortions are created by a characteristic of the vacuum tube (11) and the grid resistor (29) to add specific sound effects to an input signal (INPUT).

Regarding claim 7, Murfin discloses a vacuum tube amplifier circuit comprising a vacuum tube (11) having a cathode terminal (15) and a plate terminal (13) and a grid terminal (17) and the cathode terminal (15) being heated by a heater [(the element connected to the voltage source Eh); see lines 19-21 of column 2] for releasing electrons from the cathode terminal (15), a low source voltage (Ebb) which is supplied to the plate terminal (13) of the vacuum tube (11) and the heater (the element connected to the voltage source Eh), a grid resistor (29) which is series connected to the grid terminal (17) of the vacuum tube (11), a positive voltage (Ebb) which supplied to the grid terminal (17) through the grid resistor (29), and the resistors (19 and 29) can be read as the claimed bias control circuit since they affect the bias voltage applies to the vacuum tube (11) which controls an output bias voltage (bias voltage applies to a grid terminal 17) of the vacuum tube (11) to a predetermined voltage.

Application/Control Number: 10/700,214

Art Unit: 2817

Regarding claim 8, the bias control circuit (19, 29) is configured by a negative feedback loop (the elements 13, 31, 19, 29, 27 and 17 form a negative feedback loop) for automatically control the output bias voltage (bias voltage applies to a grid terminal 17) to the predetermined voltage.

Claims 1 and 7 are rejected under 35 U.S.C. 102(b) as being anticipated by Scott (Fig. 1).

Regarding claim 1, Scott (Fig. 1) discloses a vacuum tube amplifier circuit comprising a vacuum tube (12) having a cathode terminal (156) and a plate terminal (158) and a grid terminal (154) and the cathode terminal (156) being heated by a heater (22) for releasing electrons from the cathode terminal (156), a low source voltage (+ terminal of the battery 24) which is supplied to the plate terminal (158) of the vacuum tube (12) and the heater (22), a first grid resistor (75) which is series connected to the grid terminal (154) of the vacuum tube (12), and a positive voltage (24) which supplied to the grid terminal (154) through the grid resistor (75).

Regarding claim 7, Scott (Fig. 1) discloses a vacuum tube amplifier circuit comprising a vacuum tube (12) having a cathode terminal (156) and a plate terminal (158) and a grid terminal (154) and the cathode terminal (156) being heated by a heater (22) for releasing electrons from the cathode terminal (156), a low source voltage (+ terminal of the battery 24) which is supplied to the plate terminal (158) of the vacuum tube (12) and the heater (22), a grid resistor (75) which is series connected to the grid terminal (154) of the vacuum tube (12), a positive voltage (24) which supplied to the grid terminal (154) through the grid resistor (75), and the elements (22, 23 and 75) can be

Application/Control Number: 10/700,214

Art Unit: 2817

. •

Page 5

read as the claimed bias control circuit since they affect the bias voltage applies to the

vacuum tube (12) which controls an output bias voltage (bias voltage applies to a grid

terminal 154) of the vacuum tube (12) to a predetermined voltage.

Allowable Subject Matter

Claims 4, 5 and 9-11 are objected to as being dependent upon a rejected base

claim, but would be allowable if rewritten in independent form including all of the

limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to

applicant's disclosure.

Patent numbers (2,580,875; 2,775,659; 3,011,101; 2,485,748) are the vacuum

tube amplifiers.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Henry Choe whose telephone number is (571) 272-

1760.

HENRY CHOE

PRIMARY EXAMINER

#1331